I. INTRODUCTION
The market for mobile voice and pager communication systems, especially at 2 GHz, has grown tremendously over the past several years. Now, demand is growing for higher frequency systems at 20 and 30 GHz for high data rate video and digital communications. Since these are commercial markets, it is imperative that system designers achieve the required performance at the lowest cost.
For the RE circuit designer, there are several methods fhat can be used to lower the cost. First, the Radio Frequency Integrated Circuits (RFICs) or Monolithic Microwave Integrated Circuits (MMICs) that perform RE amplification and frequency anslation may be made using the lowest cost technology. Second, more functions can be incorporated onto a single circuit to minize interconnect and wire bonding expenses while mproving reliability. Third, therma management and wafer breakage expenses can be reduced.
To meet these challenges, Si RFICs have emerged as a strong challenger to the trafitional GaAs MMIC [1] [2] [3] [4] [5] .
This has been made possible by the development of SiGe heterojunction bipolar tnsistors (HBTs) by IBM [5] and DaimlerChrysler [6] . In fact, by using aggressive bandgap engineering, BTs (1) where sr is the relative dielectric constant (s,=11.68 for Si [8] p (Q-cm) 
II. TRANSMISSION LINES ON HIGH RESISTIVITY SILICON
While Equ. 3 clearly shows that dielectric attenuation decreases as the substrate resistivity increases, it is reasonable to ask how high the resistivity should be before the incremental benefit of lower aXd is too small to affect circuit performance. This question arises because substrate cost increases as the resistivity increases. Fig. 2 Fig. 4 shows measured attenuation of narrow and wide CPW lines on 400 and 2500 f-cm Si and GaAs. As predicted by Fig. 3 , the atenuation of CPW on HIRS and GaAs is similar, while on 400 f-cm Si, CPW has significantly higher loss. Note that lower conductor loss is achievable with CPW limes by increasing S and W, which would increase the influence of ad. However, for commonly used CPW and microstrip dimensions, a resistivity of 2500 fl-cm and 10000 f-cm is required respectively if ad is to be ignored.
Besides low loss, HRS offers another major advantage to Si circuit designers. Most circuit element models developed over the past twenty years are based on measurements and modeling of GaAs circuits. Since sr of Si and GaAs differ by only 9 percent, Si circuit designers may use the same models. Fig. 5 shows the measured characteristics of a CPW short circuit tenninated series stub on FIRS and GaAs. Except for a freuency shift due to the lower dielectric constant of Si, the characteristics are the same. Other components behave similarly. There are potental difficulities with BRS though. CPW placed directly on FIRS, as was done for Figs. 4 and 5, has bias dependent propagation characteristics, and even worse, leakage current between the center conductor and ground planes is large enough to alter the bias of diodes and other active components [9] [11] . Fig. 7 shows the measured attenuation of 50 TEMS as a function of the polyimide thickness, H, and strip width, W. Note that attenuation decreases as the polyimide thickness increases, but that low loss is achievable with less than 10 gm of polyimide. With CPW, ground planes either above or below the substrate are not desired since they introduce the potential for exciting parasitic mnicrostrip or paralel plate waveguide modes. This possibility increases when the polyimide is less than three times S+2W. Since a very thick polyimide would be required to maintain a good CPW TEM mode, it is not possible to shield the Si from the CPW with a ground plane as was done for the TFMS. Insted, polyimide is used to elevate the CPW above the Si to minimize the field interaction with the Si [12] .
Polyinuide is deposited directly on the Si wafer and the CPW is then defined on top of the polyimide. Fig. 8 Micromachining CPW on HRS to remove the substrate from the slots has been shown to reduce attenuation. This may be done with CPW on polyimide also as is shown in Fig. 9 . Fig. 10 shows measured loss of micromachined CPW on low resistivity Si. There is a 28 percent reduction m attenuation after etching for the CPW line on thinner polyimide and a 35 percent reduction in attenuation on the thickest polyimide at 40 GHz. Etching the polyimide from the slots also lowers 4ee: 8eff for a CPW line with S and W of 10 and 9 pum respectively and a polyimide thickness of 20.15 jm is only 1.3. Frequency (GHz) 
